











































	Summa	ary					
	Architecture	Level	TPG	ORA	Circuit	BIST	1
	CSBL	BorC	PRPG	SISR	C or S	Test-Per-Clock	-
	BEST	BorC	PRPG	MISR	CorS	Test-Per-Clock	+
	LOCST	C	PRPG	SISR	C	Test-Per-Scan	+
	STUMPS	BorC	PRPG	MISR	c	Test-Per-Scan	1
	BILBO	C	PRPG	MISR	C	Test-Per-Clock	1
	CBILBO	C	EPG/PEPG	MISR	C	Test-Per-Clock	
	CSTP	С	PRPG	MISR	C or S	Test-Per-Clock	1
	CSV	С	PRPG	Checker	C or S	Test-Per-Clock	1
	C: com	d-level test binational d ential circu	circuit				
	i	Represen	ntative Log	ic BIST 2	Archited	ctures	
Copyright 2010, M. Tahoori TDS II: Lecture 7							2