







































Pin Faults on 2-bit Mux $A \xrightarrow{x1} & + f$ $x \xrightarrow{x2} & + f$													
	Input	ut Fault-free Output Value with Stuck-at Fault]		
	XAB	Output	<i>X</i> /0	<i>X</i> /1	<i>A</i> /0	<i>A</i> /1	<i>B</i> /0	<i>B</i> /1	<i>f</i> /0	<i>f/</i> 1	<i>X1</i> /1	<i>X2</i> /1	-
	000	0	0	0	0	1	0	0	0	1	0	0	
0	001	0	0	1	0	1	0	0	0	1	0	1	
0	010	1	1	0	0	1	1	1	0	1	1	1	
(011	1	1	1	0	1	1	1	0	1	1	1	
· ·	100	0	0	0	0	0	0	1	0	1	0	0	
· ·	101	1	0	1	1	1	0	1	0	1	1	1	
· ·	110	0	1	0	0	0	0	1	0	1	1	0	
Ŀ	111	1	1	1	1	1	0	1	0	1	1	1	
Copyright 2013, M. Tahoori TDS I: Lecture 5										21			

 Pin Faults Fault coverage for 2-to-1 MUX Different implementations 									
	Test	AND-OR		OR-AND					
	Set	Single Stuck	Pin faults	Single Stuck	Pin faults				
	<i>S</i> 1 = { <i>XAB</i> = 001, 011, 110, 111}	100%	100%	80%	100%				
	<i>S</i> 2 = { <i>XAB</i> = 000, 010, 100, 101}	80%	100%	100%	100%				
Copyri	ght 2013, M. Tahoori	TDS I: Lecture 5			22				











































































Transition Fault: NAND gate											
		Faulty Outputs									
	Pattern	Inputs	Fault-free	e Slow-to-rise Transition Faults Slow-to-fall Transition Faul							
	Sequence	AB	Output Z	Α	В	Z	Α	В	Z		
	1	00	1	1	1	1	1	1	1		
		01	1	1	1	1	1	1	1		
	2	00	1	1	1	1	1	1	1		
		10	1	1	1	1	1	1	1		
	3	00	1	1	1	1	1	1	1		
		11	0	1	1	0	1	1	1		
	4	01	1	1	1	1	1	1	1		
		00	1	1	1	1	1	1	1		
	5	01	1	1	1	1	1	1	1		
		10	1	1	1	1	1	0	1		
	6	01	1	1	1	1	1	1	1		
		11	0	1	0	0	1	0	1		
	7	10	1	1	1	1	1	1	1		
		00	1	1	1	1	1	1	1		
	8	10	1	1	1	1	1	1	1		
		01	1	1	1	1	0	1	1		
	9	10	1	1	1	1	1	1	1		
		11	0	0	1	0	0	0	1		
	10	11	0	0	0	0	0	0	0		
		00	1	1	1	0	1	1	1		
	11	11	0	0	0	0	0	0	0		
		01	1	1	1	0	0	1	1		
	12	11	0	0	0	0	0	0	0		
		10	1	1	1	0	1	0	1		
Copyright 2013, M. Tahoori TDS I: Lecture 5 60											



