




KIT – University of the State of Baden-Wuerttemberg and National Laboratory of the Helmholtz Association













Cyclic codes for 4	4-bit information words.	clock	¥,	\sim		-	\sim
Information (d ₀ , d ₁ , d ₂ , d ₃ ,)	Code $(v_0, v_1, v_2, v_3, v_4, v_5, v_6)$	Reg 1 R	eg 2	→(+)-	→ 	, g 3	•(+)- 1
0000	0000000			'∢			
0001	0001101						
0010	0011010						
0011	0010111						
0100	0110100	Т	he en	coding]	process		
0101	0111001		Reg	ister val	ues		
0110	0101110	Clock period	1	2	3	D(x)	V(x)
0111	0100011						
1000	1101000	0	0	0	0	1	1
1001	1100101	1	1	0	1	1	1
1010	1110010					1	0
1011	1111111	2	1	1	1	0	1
1100	1011100	3	0	1	1	0	1
1101	1010001	-	-	_	_	1	0
1110	1000110	4	1	0	0	0	0
1111	1001011	5	0	1	0	v	0
	$+ d x + d x^{2} + d x^{3}$					0	0
ata nolymomial = d			0	0	1		
ata polynomial = d ₀ enerator polynomia		6	0	0	-	0	1

KIT – University of the State of Baden-Wuerttemberg and National Laboratory of the Helmholtz Association










		or polyr + x +1	I	, [ock		Reg 1 Reg 2 	+) → Reg 3	•	•		(x) i(x)		
The decoding process with correct information					nation	The decoding process with erroneous informatio					ormation		
lock period		ister val 2	ues 3	V(x)	B(x)	D(x)	Clock period		legister v 2	alues 3	V(x)	B(x)	D(x)
0	0	0	0	1	0	1	0	0	0	0	1	0	1
1	0	0	1	0	1	1	1	0	0	1	0	1	1
2	0	1	1	1	1	0	2	0	1	1	1	1	0
3	1	1	0	0	1	1	3	1	1	0	1	1	0
4	1	0	1	0	0	0	4	1	0	0	0	1	1
5	0	1	0	0	0	0	5	0	0	1	0	1	1
6	1	0	0	1	1	0	6	0	1	1	1	1	0
7	Sv	0 mdrome	2	↑ Code word		↑ Original formation	7		1 Nonzero Syndror		Receiv word		



15




Example of Systematic Cyclic Code




- Generator polynomial $g(x) = x^4 + x^3 + x^2 + 1$ of (7,3) code
- Data is 3 bits, n-k = 4 bits


Message Bit m ₂ m ₁ m ₀		$C(x) = \operatorname{Rem}[x^4M(x) \div G(x)]$	Code Word x ⁴ M(x) - C(x) v ₆ v ₅ v ₄ v ₃ v ₂ v ₁ v ₀		
			•6•5•4•3•2•1•0		
000	0	0	0000000		
001	X ⁴	$x^{3}+x^{2}+1$	0011101		
010	X ⁵	$x^{2}+x+1$	0100111		
011	x ⁵ +x ⁴	x ³ +x	0111010		
100	Хę	$x^{3}+x^{2}+x$	1001110		
101	X ⁶ +X ⁴	x+1	1010011		
110	x ⁶ +x ⁵	x ³ +1	1101001		
111	x ⁶ +x ⁵ +x	x ⁴ x ²	1110100		
	d(x) x ^{n-k}				

```
(c) 2018, Mehdi Tahoori
```
































Addition of code words performed modulo M where A divides M


$$A(X + MY) = AX + MAY$$

- Check operation by dividing the result by A
- If result = 0, no error, else error











KIT – University of the State of Baden-Wuerttemberg and National Laboratory of the Helmholtz Association







29



Self-Checking Circuits



- What properties/invariants can we build into circuits such that codeword inputs do not lead to codeword outputs in the presence of faults?
- Self-testing circuit
 - for every fault from a prescribed set there exists at least one valid input code word that will produce an invalid output code word when a single fault is present in the circuit
- Fault secure circuit
 - any single fault from a prescribed set results in the circuit either producing the correct code word or producing a non-code word, for any valid input code word

Totally self-checking circuit (TSC)

- the circuit is both fault secure and self-testing
- all single faults are detectable by at least one valid code word input, and when a given input combination does not detect the fault, the output is the correct code word output

(c) 2018, Mehdi Tahoori

Reliable Computing I: Lecture 7

