


Testing Digital Systems II

Lecture 10: Logic Diagnosis

Instructor: M. Tahoori

Copyright 2016, M. Tahoori TDSII: Lecture 10 1



Problem: Fault Diagnosis




The diagram illustrates the fault diagnosis process. It shows a 'Circuit Under Diagnosis (CUD)' block in green. 'test patterns' are input to both the CUD and a physical chip labeled 'a chip with defects inside'. The CUD outputs an 'expected response', while the chip outputs a 'faulty response'. These two responses are compared at an equality node (a circle with an equals sign). The result of the comparison is 'not equal!', indicating a fault.

Question: Where are the fault locations ?

Copyright 2016, M. Tahoori TDSII: Lecture 10 2






Possible Assumptions Used in Diagnosis

- Stuck-At Fault Model Assumption
 - The defect behaves like a stuck-at fault
- Single Fault Assumption
 - Only one fault affecting any faulty output
- Logical Fault Assumption
 - A fault manifests itself as a logical error
- Full-Scan Assumption
 - The chip under diagnosis has to be full-scanned

Note: A diagnosis approach *less dependent* on the fault assumptions is more capable of dealing with practical situations.

Copyright 2016, M. Tahoori TDSII: Lecture 10 5



Major Approaches

- Cause-Effect Analysis
- Effect-Cause Analysis
- Diagnostic Test Pattern Generation

Copyright 2016, M. Tahoori TDSII: Lecture 10 6

Terminology

- **Device Under Diagnosis (DUD):** The Failing Chip
- **Circuit Under Diagnosis (CUD):** The Circuit Model
- **Failing Input Vector:** Causes Mismatches

Copyright 2016, M. Tahoori TDSII: Lecture 10 7

Cause-Effect Analysis

- **Fault dictionary (pre-analysis of all causes)**
 - Records test response of every fault under the applied test set
 - Built by intensive fault simulation process
- **A chip is diagnosed (effect matching)**
 - By matching up the failing syndromes observed at the tester with the pre-stored fault dictionary

Copyright 2016, M. Tahoori TDSII: Lecture 10 8

Fault Dictionary Example

(a) Circuit under diagnosis

*A diagnosis session:
traverse from a path from root to a leaf*

(c) Diagnostic tree

Circuits	Test vectors in terms of (a, b, c)				
	v ₁	v ₂	v ₃	v ₄	v ₅
fault-free	0	0	0	0	1
f ₁	0	1	1	1	1
f ₂	1	1	1	0	1
f ₃	1	0	0	1	1
f ₄	0	0	1	0	0
f ₅	0	1	1	0	1

(b) Full-response dictionary

Copyright 2016, M. Tahoori
TDSII: Lecture 10
9



Terminology: Mismatched Output

*Effect-cause analysis does not build fault dictionary
It predicts fault locations by analyzing CUD from mismatch PO's*

failing chip

input vector
v

Copyright 2016, M. Tahoori
TDSII: Lecture 10
10



Backtrace Example

All suspicious fault locations are marked in red.

Copyright 2016, M. Tahoori TDSII: Lecture 10 13



Diagnostic Test Pattern Generation

DTPG helps to increase diagnostic resolution

fault-free circuit Model for differentiating vector generation

d_1 stuck-at 1 d_2 stuck-at 0

Copyright 2016, M. Tahoori TDSII: Lecture 10 14



A Stuck-At Fault In the Chain

Effect: A **killer** of the scan-test sequence

Copyright 2016, M. Tahoori TDSII: Lecture 10 17

Example: Faulty Syndrome of a Scan Chain



A scan chain

Fault Type	Scan-In Pattern	Observed Syndrome
Stuck-at-0	1100110011001100	<u>0000000000000000</u>
Stuck-at-1	1100110011001100	<u>1111111111111111</u>
Slow-to-Rise	1100110011001100	<u>1000100010001000</u>
Slow-to-Fall	1100110011001100	<u>1101110111011100</u>

The rightmost bit goes into the scan first
 The rightmost bit gets out of the scan first

An underlined bit in the observed image is failing.

Copyright 2016, M. Tahoori TDSII: Lecture 10 18



Definition: Observed Image

Def: An observed image is the scanned-out version of a snapshot image.

Snapshot image: $\{(F_1, F_2, F_3, F_4) \mid (0, 1, 0, 1)\}$
 Observed image: $\{(F_1, F_2, F_3, F_4) \mid (0, 0, 0, 1)\}$

Copyright 2016, M. Tahoori TDSII: Lecture 10 21

Modified Inject-and-Evaluate Paradigm



Step 1: Scan-in an ATPG pattern

A stuck-at-0 fault is assumed at the output of the 2nd FF from SI

Step 2: Capture the response to FF's

Step 3: Scan-out and compare

Copyright 2016, M. Tahoori TDSII: Lecture 10 22





Diagnosis for BIST Logic

- Diagnosis in a BIST environment requires
 - determining from compacted output responses which test vectors have produced a faulty response (**time information**)
 - determining from compacted output responses which scan cells have captured errors (**space information**)
- The true fault location inside the logic
 - Can then be inferred from the above space and time information using combinational logic diagnosis



Deterministic Masking-Based Diagnosis

