


Testing Digital Systems II

Lecture 4: External Scan Techniques IEEE 1149.1 : JTAG

Instructor: M. Tahoori

Copyright 2016, M. Tahoori TDS II: Lecture 4 1



Purpose of Standard

- Originally a DFT technique for PCBs
- Lets test instructions and test data be serially fed into a *component-under-test* (CUT)
 - Allows reading out of test results
- JTAG can operate at chip, PCB, and system levels
- Allows control of tri-state signals during testing
- Lets other chips collect responses from CUT
- Lets system interconnect be tested separately from components
- Lets components be tested separately from wires

Copyright 2016, M. Tahoori TDS II: Lecture 4 2

Basic Idea of Boundary Scan



The diagram illustrates a single boundary-scan cell. It consists of a central yellow box labeled "Internal Logic". Surrounding this logic are two horizontal chains of five cyan square cells, representing scan cells. The top chain has an arrow pointing right, and the bottom chain has an arrow pointing left. A thick black line connects the rightmost scan cell of the top chain to the leftmost scan cell of the bottom chain, forming a closed loop. Labels "Boundary-scan cell" and "Internal Logic" are present.

Copyright 2016, M. Tahoori TDS II: Lecture 4 3

A Board Containing 4 IC's with Boundary Scan

The diagram shows a board with four ICs arranged in a 2x2 grid. Each IC contains "Internal Logic" and a "Boundary-scan chain" of cyan cells. A "Serial Data in" line enters from the top left, connecting to the first scan cell of the top-left IC. A "Serial Data out" line exits from the bottom left, connected to the last scan cell of the bottom-left IC. A "System interconnect" line runs horizontally across the bottom, connecting to the bottom scan cells of all four ICs. Labels "Boundary-scan cell", "Boundary-scan chain", "Internal Logic", "Serial Data in", "Serial Data out", and "System interconnect" are present.

Copyright 2016, M. Tahoori TDS II: Lecture 4 4




Basic Operations

1. Instruction sent (serially) through TDI into instruction register.
2. Selected test circuitry configured to respond to the instruction.
3. Test pattern shifted into selected data register and applied to logic to be tested
4. Test response captured into some data register
5. Captured response shifted out; new test pattern shifted in simultaneously
6. Steps 3-5 repeated until all test patterns are applied.

Copyright 2016, M. Tahoori

TDS II: Lecture 4


7



Copyright 2016, M. Tahoori

TDS II: Lecture 4

8



Data registers


- Boundary scan register: consists of boundary scan cells
- Bypass register: a one-bit register used to pass test signal from a chip when it is not involved in current test operation
- Device-ID register: for the loading of product information (manufacturer, part number, version number, etc.)
- Other user-specified data registers (scan chains, LFSR for BIST, etc.)

Copyright 2016, M. Tahoori

TDS II: Lecture 4

10


A Typical Boundary-Scan Cell (BSC)




- Operation modes
 - Normal: IN → OUT (Mode = 0)
 - Shift: TDI → ... → IN → OUT → ... → TDO (ShiftDR = 1, ClockDR)
 - Capture: IN → R1, OUT driven by IN or R2 (ShiftDR = 0, ClcokDR)
 - Update: R1 → OUT (Mode_Control = 1, UpdateDR)

TAP Controller

- A finite state machine with 16 states
- Input: TCK, TMS
- Output: 9 or 10 signals included ClockDR, UpdateDR, ShiftDR, ClockIR, UpdateIR, ShiftIR, Select, Enable, TCK and TRST* (optional).




- ### Main functions of TAP controller
- Providing control signals to
 - Reset BS circuitry
 - Load instructions into instruction register
 - Perform test capture operation
 - Perform test update operation
 - Shift test data in and out
- Copyright 2016, M. Tahoori TDS II: Lecture 4 14



States of TAP Controller

- Test-Logic-Reset: normal mode
- Run-Test/Idle: wait for internal test such as BIST
- Select-DR-Scan: initiate a data-scan sequence
- Capture-DR: load test data in parallel
- Shift-DR: load test data in series
- Exit1-DR: finish phase-1 shifting of data
- Pause-DR: temporarily hold the scan operation (e.g., allow the bus master to reload data)
- Exit2-DR: finish phase-2 shifting of data
- Update-DR: parallel load from associated shift registers
- **Note: Controls for IR are similar to those for DR.**

Copyright 2016, M. Tahoori TDS II: Lecture 4 15



Instruction Set

- BYPASS
 - Bypass data through a chip
- SAMPLE
 - Sample (capture) test data into BSR
- PRELOAD
 - Shift-in test data and update BSR
- EXTEST
 - Test interconnection between chips of board
- Optional
 - INTEST, RUNBIST, CLAMP, IDCODE, USERCODE, HIGH-Z, etc.

Copyright 2016, M. Tahoori TDS II: Lecture 4 16



BYPASS Instruction

- Purpose: Bypasses scan chain with 1-bit register

Copyright 2016, M. Tahoori TDS II: Lecture 4 17

Execution of BYPASS Instruction

Copyright 2016, M. Tahoori TDS II: Lecture 4 18



Execution of EXTEST Instruction (1/3)

- Shift-DR (Chip1)

The diagram shows two identical chips connected via JTAG. Each chip consists of an Internal Logic block, a Registers block, and a TAP controller block. The TAP controller of the first chip is connected to the TAP controller of the second chip via a TDO-TDI connection. The TDI and TDO ports of each chip are also shown.

Copyright 2016, M. Tahoori TDS II: Lecture 4 21

Execution of EXTEST Instruction (2/3)


- Update-DR (Chip1)
- Capture-DR (Chip2)

The diagram shows two identical chips connected via JTAG. Each chip consists of an Internal Logic block, a Registers block, and a TAP controller block. The TAP controller of the first chip is connected to the TAP controller of the second chip via a TDO-TDI connection. The TDI and TDO ports of each chip are also shown.

Copyright 2016, M. Tahoori TDS II: Lecture 4 22

Execution of EXTEST Instruction (3/3)

- Shift-DR (Chip2)



Copyright 2016, M. Tahoori


TDS II: Lecture 4

23

External Test

- Example of testing interconnects

- Input: X X X X X X 1 0 1 X X X X X X X X X X
- Output: X X X X X X X X X X X 0 0 0 X X X X X X




Copyright 2016, M. Tahoori

TDS II: Lecture 4

24

Execution of INTEST Instruction (1/4)

- Shift-DR




Copyright 2016, M. Tahoori

TDS II: Lecture 4

25

Execution of INTEST Instruction (2/4)

- Update-DR



Copyright 2016, M. Tahoori

TDS II: Lecture 4

26

Execution of INTEST Instruction (3/4)

- Capture-DR

Copyright 2016, M. Tahoori TDS II: Lecture 4 27

Execution of INTEST Instruction (4/4)

- Shift-DR

Copyright 2016, M. Tahoori TDS II: Lecture 4 28

Internal Test

- Example of testing chip logic
 - Input: X 1 0 X X X X X X X
 - Good output: X 0 X X X X X X X X

Copyright 2016, M. Tahoori TDS II: Lecture 4 29

RUNBIST Instruction

- Purpose:
 - Allows to issue BIST command to component through JTAG hardware
- Optional instruction
- Lets test logic control state of output pins
 - Can be determined by pin boundary scan cell
 - Can be forced into high impedance state
- BIST result (success or failure) can be left in boundary scan cell or internal cell
 - Shift out through boundary scan chain
- May leave chip pins in an indeterminate state (reset required before normal operation resumes)

Copyright 2016, M. Tahoori TDS II: Lecture 4 30





IDCODE Instruction


- Purpose: Connects the component device identification register serially between *TDI* and *TDO*
 - In the *Shift-DR* TAP controller state
- Allows board-level test controller or external tester to read out component ID
- Required whenever a JEDEC identification register is included in the design



Optional / Required Instructions

Instruction	Status
<i>BYPASS</i>	Mandatory
<i>CLAMP</i>	Optional
<i>EXTEST</i>	Mandatory
<i>HIGHZ</i>	Optional
<i>IDCODE</i>	Optional
<i>INTEST</i>	Optional
<i>RUNBIST</i>	Optional
<i>SAMPLE / PRELOAD</i>	Mandatory
<i>USERCODE</i>	Optional





Summary

- Boundary Scan Standard has become absolutely essential
 - No longer possible to test printed circuit boards with *bed-of-nails* tester
 - Not possible to test multi-chip modules at all without it
 - Supports BIST, external testing with Automatic Test Equipment, and boundary scan chain reconfiguration as BIST pattern generator and response compacter
 - Now getting widespread usage

Copyright 2016, M. Tahoori TDS II: Lecture 4 36